View ARA0505012_5632772.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

features ? low cost integrated monolothic gaas amplifer with step attenuator ? attenuation range: 0-30 db, adjustable in 2db increments via a 4 wire parallel control ? meets docsis distortion requirements at +58dbmv output signal level ? low distortion and low noise ? low signal tonoise ratio at all gain levels ? frequency range: 5-100 mhz ? 5 volt operation ? rohs-compliant package option a pplications ? mcns/docsis compliant cable modems ? catv interactive set-top box ? opencable set-top box ? fiber nodes ? cable modem termination systems (cmts) product description the ara05050 is a gaas ic designed to provide the reverse path amplifcation and output level control functions in a catv set-top box or cable modem. it incorporates a digitally controlled precision step attenuator that is preceded by an ultra low noise amplifer stage, and followed by an ultra-linear output driver amplifer. this device is capable of meeting the mcns/docsis requirements for harmonic figure 1. cable modem or set t op box application diagram s12 package 28 pin ssop with heat slug performance at a +58dbmv output level while requiring only a single polarity +5v supply. both the input and the output are single-ended and matched to 75 ohms. the precision attenuator provides up to 30 db of attenuation in 2 db increments. the ara05050 is offered in a 28-pin ssop package that features a heat slug on the bottom of the package, and is available in a rohs-compliant option. lpf diplexer ara05050 sa w filter double- conversion tu ner mac upstream qpsk/16qam modulator qam receiver with fec balun t ransmit enable/disable attenuation control microcontroller with ethernet mac ram rom 10base-t t ransceiver rj45 connector clock clock data data 54-860 mhz 44 mhz 5-42 mhz 4 lpf switch ara05050 reverse amplifer with step attenuator data sheet - rev 2.7 04/2012
2 figure 2: functional block diagram figure 3: pinout 1 2 3 4 5 6 7 8 9 10 11 12 13 14 2 8 2 7 2 6 2 5 2 4 2 3 2 2 2 1 2 0 1 9 1 8 1 7 1 6 1 5 n/c i set1 n/c att acg1 att out v ref1 rf out1 att in 16 db v att 8 db rf in n/c v ref2 i set2 gnd bypass rf out2 att acg2 rf in2 att acg1 att acg1 att acg1 att acg2 att acg2 att acg2 2 db 4 db rf in rf out 2 i set2 i set1 16 db 2 db 4 db 8 db rf in2 rf out1 at t out at t in a1 a2 30 db , 2db step digital attenuator section data sheet - rev 2.7 04/2012 ara05050
3 t able 1: pin description notes: (1) all n/c pins should be grounded. (2) pins should be ac-coupled. no external dc bias should be applied. (3) pins should be ac-grounded. no external dc bias should be applied. (4) pins should be grounded or pulled to ground through a resistor. no external dc bias should be applied. pin na m e description pin na m e description 1 n/c no connection (1) 28 n/c no connection (1) 2 bypass internal bypass 27 n/c no connection (1) 3 att in attenuator input (2) 26 att out attenuator output (2) 4 rf out1 amplifier a1 output and supply 25 i set2 amplifier a2 current adjust (4) 5 v ref1 reference voltage for amplifier a1 24 rf in2 amplifier a2 input (4) 6 att acg1 attenuator ac ground 1 (3) 23 att acg2 attenuator ac ground 2 (3) 7 att acg1 attenuator ac ground 1 (3) 22 att acg2 attenuator ac ground 2 (3) 8 att acg1 attenuator ac ground 1 (3) 21 att acg2 attenuator ac ground 2 (3) 9 att acg1 attenuator ac ground 1 (3) 20 att acg2 attenuator ac ground 2 (3) 10 rf in amplifier a1 input (4) 19 v ref2 reference voltage for amplifier a2 11 i set1 amplifier a1 current adjust (4) 18 rf out2 amplifier a2 output and supply 12 v att attenuator supply 17 gnd ground 13 16 db 16 db attenution control bit 16 2 db 2 db attenuition control bit 14 8 db 8 db attenution control bit 15 4 db 4 db attenuition control bit data sheet - rev 2.7 04/2012 ara05050
4 electrical c haracteristics t able 2: absolute minimum and maximum ratings t able 3: operating ranges s tresses in excess of the absolute ratings may cause permanent damage. f unctional operation is not implied under these conditions. exposure to absolute ratings for extended periods of time may adversely affect reliability. t he device may be operated safely over these conditions; however, parametric performance is guaranteed only over the conditions defned in the electrical specifcations. para m eter m in m ax unit analog supply: v sup (pins 4, 12, 18) 0 9 vdc amplifier reference voltages (pins 5, 19) -2.5 v s u p 2 vdc rf power at amplifier inputs (pins 10, 24 ) - +60 dbmv attenuator controls (pins 13, 14, 15, 16) 0 6 v storage temperature -55 +200 c soldering temperature - 260 c soldering time - 5 sec para m eter m in t yp m ax unit amplifier supply: v d d (pins 4, 18) 4.5 5 7 vdc attenuator supply: v a t t n (pin 12) - 5 7 vdc attenuator controls (pins 13, 14, 15, 16) 0 - 5.5 v amplifier reference voltages (pins 5, 19) - 1.75 - vdc output switch control (pin 25) 0 - 5.5 v case temperature -40 25 85 c data sheet - rev 2.7 04/2012 ara05050
5 notes: (1) see figures 5 and 6 for performance at higher frequencies. all specifcations as measured in anadigics test fxture. t able 4: dc electrical specifcations c v dd , v att n +5.0 vdc t able 5: ac electrical specifcations c v dd , v att n +5.0 vdc para m eter m in t yp m ax unit co mm ents amplifier a1 current (pin 4) - 75 95 ma amplifier a2 current (pin 18) - 100 130 ma attenuator current (pin 12) - 8 - ma total power consumption - 0.92 1.2 w thermal resistance ( ? jc ) - 36 - ? c/w pa ra me te r mi n ty p ma x uni t co mme nt s ga in (1 0 mh z) 31 32 33 db 0 db at te nua ti on se tti ng ga in fl at ne ss -0 .7 51 .5 db 5 to 1 00 mh z ga in va ri at io n ov er te m per at ur e- -0 .0 06 -d b/ c at te nua ti on st eps 2 db 4 db 8 db 16 db 1. 6 3. 8 8. 0 16 .0 1. 85 4. 0 8. 3 16 .6 2. 2 4. 2 8. 5 17 .0 db 5 to 42 mh z (1 ) , mo no to ni c 2 nd ha rm on ic dis to rt io n lev el 5 mh z 25 mh z - - -6 0 -6 3 -5 5 -5 5 db c+ 58 db mv in to 75 oh ms 3 rd ha rm on ic dis to rt io n lev el 5 mh z 25 mh z - - -6 3 -6 3 -6 0 -6 0 db c+ 58 db mv in to 75 oh ms 3 rd or der ou tp ut in te rc ept7 8- -d bm v 1 db ga in co mp re ssi on po in t- 70 -d bm v no is e fi gu re -1 .7 2. 5d b data sheet - rev 2.7 04/2012 ara05050
6 note: as measured in anadigics test fxture continued : ac electrical specifcations t a =25 c; v dd , v att n = +5.0 vdc t able 6: logic interface specifcations t a =25 c; v dd , v att n = +5.0 vdc n: = , = t able 7: attenuator logic note: (1) specifcation applies when 470 ohm resistor is connected from pin 2 to ground (see test circuit in figure 4). para m eter m in t yp m ax unit co mm ents output noise power active/no signal/min. atten. set. active/no signal/max. atten. set. - - - - - - dbmv any 160 khz bandwidth from 5 to 42 mhz input impedance - -75 - ohms input return loss - -20 -15 db 75 ? system output impedance - 75 - ohms output return loss - -20 -15 db 75 ? system para m eter m in t yp m ax unit co mm ents attenuator control logic v i n , l o w v i n , h i g h 0 2.8 - - 0.5 5.5 v bypasses atten. stage enables atten. stage attenuator control impedance - 5 k - ohms attenuation ( d b) 0 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 2 db logic input (pin 16) l h l h l h l h l h l h l h l h 4 db logic input (pin 15) l l h h l l h h l l h h l l h h 8 db logic input (pin 14) l l l l h h h h l l l l h h h h 16 db logic input (pin 13) l l l l l l l l h h h h h h h h data sheet - rev 2.7 04/2012 ara05050
7 figure 4: t est circuit 22 7 16 15 1 14 22 24 25 23 21 20 19 18 17 28 26 9 8 7 10 6 11 5 12 4 13 3 gn d i set1 at t ac g1 rf ou t1 at t in v a ttn 16 db 8 db 4 db i set2 rf in 2 2 db rf in n/ c at t ou t v re f1 rf ou t at t ac g1 at t ac g1 at t ac g1 v re f2 at t ac g2 at t ac g2 at t ac g2 at t ac g2 by pas s n/ c n/ c (7 5 oh ms ) 0. 1uf rf ou t put ( 75 oh ms ) 3. 9 oh ms 8 db 16 d b +5 v rf in put +5 v 620 oh ms 0. 1uf 0. 0 1uf 1uf 0. 01uf ar a 05050 10uh 0. 01uf 1uf 620 oh ms 2 db 4 db 20 oh ms 1uf 0. 1uf 0. 1uf 0. 8pf + 0 . 1pf 3. 3? oh ms 1. 8? oh ms 1000pf 5? oh ms 0. 01uf 1uf 0. 1uf 5? ohm s +5 v 1uf 0. 01uf 10uh 20 oh ms 3. 3? ohm s 1. 8? oh ms 1uf 1uf 0. 1uf 470 oh ms (s ?? n?t ?) n? t? ? th ? 470 oh m ?? s?s t? ? ?? ?m p ?n 2 t? ? ?? u nd ?s ? ns ta ???d ?? ? 3v a tt?nuat ?? ? ?nt ?? ? ???? ? ?? ?? ?s . f ?? 5 v ???? ?? th? 470 oh m ?? s?s t? ? ?s ? ?m ?? ?d . 0. 1uf 5? ohm s 0. 01uf 5? oh ms 0. 01uf data sheet - rev 2.7 04/2012 ara05050
8 perform ance data figure 5: s21 (0 - 16 db attenuation) figure 7: s 11 - log scale figure 8: s22 - log scale figure 9: s 11 - smith chart figure 10: s22 - smith chart figure 6: s21 (16 - 30 db attenuation) data sheet - rev 2.7 04/2012 ara05050
9 figure 12: harmonic performance f igure 11: attenuator switching speed - 16 db step data sheet - rev 2.7 04/2012 ara05050
10 application infor m ation printed circuit board layout considerations the ara05050 is a high-performance rf device. special consideration must be given to certain features of the the printed circuit board layout, as they can affect the rf performance of the ic. refer to the anadigics application note catv reverse amp w/ step attenuator for more details. amplifer enable / disable the ara05050 includes two amplifcation stages that each can be shut down through external control pins v ref 1 and v ref 2 (pins 5 and 19, respectively.) by applying a typical bias of 1.75 volts to these pins, the amplifers are enabled. in order to fully disable an amplifer, its control pin requires a negative bias of -1.5 to -2.0 volts. amplifer bias current the i set pins (11 and 25) set the bias current for the amplifcation stages. grounding these pins results in the maximum possible current. by placing a resistor from the pin to ground, the current can be reduced. the recommended bias conditions use the confguration shown in the test circuit schematic in figure 4. thermal layout considerations the device package for the ara05050 features a heat slug on the bottom of the package body. use of the heat slug is an integral part of the device design. soldering it to the ground plane of the pc board will ensure the lowest possible thermal resistance for the device, and will result in the longest mtf (mean time to failure.) a pc board layout that optimizes the benefts of the heat slug is shown in figure 13 . the via holes located under the body of the device must be plated through to a ground plane layer of metal, in order to provide suffcient thermal conductivity. the recommended solder mask outline is shown in figure 14. esd sensitivity electrostatic discharges can cause permanent damage to this device. electrostatic charges accumulate on test equipment and the human body, and can discharge without detection. proper precautions and handling are strongly recommended. refer to the anadigics application note on esd precautions. figure 13: pc board layout 0.025 bsc 0.089 0.014 ty p 0.025 min. 0.099 0.197 0.163 0.386 ref . 0.152 ref . body outlin e (nominal ) 0.070 0.150 0.060 ty p. 0.400 (12x)0.020 to 0.060 dia. p pla ted thru holes. data sheet - rev 2.7 04/2012 ara05050
11 figure 14: solder mask outline dimensions are in inches 0.145 0.085 0.025 typ . 0.016 typ . 0.025 bsc 0.053 0.242 0.163 0.098 0.091 data sheet - rev 2.7 04/2012 ara05050
12 figure 15: s12 package outline - 28 pin ssop with heat slug pac kage outline data sheet - rev 2.7 04/2012 ara05050
13 component packaging figure 17: t ape dimensions volume quantities of the ara05050 are supplied on tape and reel. each reel holds 3,500 pieces. smaller quantities are available in plastic tubes of 50 pieces. figure 16: reel dimensions data sheet - rev 2.7 04/2012 ara05050
14 ordering inform ation order nu mb er te m perature ran g e pac k ag e description co m ponent packa g in g ara05050s12ctr -40 to 85 0 c 28 pin ssop with heat slug 3,500 piece tape and reel ara05050s12c -40 to 85 0 c 28 pin ssop with heat slug plastic tubes (50 pieces per tube) ara05050rs12p1 -40 to 85 0 c rohs-compliant 28 pin ssop with heat slug 3,500 piece tape and reel warning anadigics products are not intended for use in life support appliances, devices or systems. use of an anadigics product in any such application without written consent is prohibited. import ant notice anadigics, inc. 141 mount bethel road warren, new jersey 07059, u.s.a. tel: +1 (908) 668-5000 fax: +1 (908) 668-5132 url: http://www.anadigics.com e-mail: mktg@anadigics.com anadigics, inc. reserves the right to make changes to its products or to discontinue any product at any time without notice. the product specifcations contained in advanced product information sheets and preliminary data sheets are subject to change prior to a products formal introduction. information in data sheets have been carefully checked and are assumed to be reliable; however, anadigics assumes no responsibilities for inaccuracies. anadigics strongly urges customers to verify that the information they are using is current before placing orders. data sheet - rev 2.7 04/2012 ara05050

▲Up To Search▲

Price & Availability of ARA0505012

	To Download ARA0505012 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .